Mail Index

• Thread Index

• [cvs-checkins] or1k/or1200/rtl cpu.v lsu.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1200/rtl id.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1200/rtl du.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/. encode_8b_10b.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_ctrl/doc STATUS.txt mc_doc.pdf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_ctrl/bench/verilog test_bench_top.v tests. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_ctrl/rtl/verilog mc_adr_sel.v mc_cs_rf.v m ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_receiver.v uart_regs.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/peripheral mc.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim BUGS config.sub configure configu ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench acv_uart.c defaultmem.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] dbg_interface/rtl/verilog dbg_defines.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] dbg_interface/rtl/verilog dbg_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench acv_uart.cfg default.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu dlx/execute.c or16/execute.c ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 except.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_receiver.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 generic_spram_512x20.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/or32 execute.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 defines.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 generic_spram_512x20.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim peripheral/16450.c peripheral/164 ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] dbg_interface/rtl/verilog dbg_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim.cfg cpu/common/abstract.c tes ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/common abstract.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim cpu/or1k/sprs.c testbench/Makefil ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench Makefile.am Makefile.in ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/gdb remote-or1k.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim cpu/or1k/spr_defs.h cpu/or1k/sprs ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench acv_uart.c support/Make ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/gdb remote-or1k.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_defines.v uart_fifo ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/gdb remote-or1k.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/opcodes or32.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/gdb remote-or1k.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] dbg_interface/rtl/verilog dbg_crc8_d1.v dbg_re ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/opcodes or32.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0 gdb/or1k-tdep.c gdb/remote-or1k.c ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim acconfig.h config.h config.h.in c ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1200/rtl cpu.v defines.v generic_spram_ ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench README
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/bench/verilog or1200_monitor.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 cpu.v defines.v du ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] hdlc/DOCS hdlc_project.pdf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim INSTALL
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 wb_biu.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] vga_lcd/software/include oc_vga_lcd.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] vga_lcd/software/include
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] vga_lcd/software/drivers
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] vga_lcd/software
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] i2c/software/include oc_i2c_master.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] i2c/software/drivers
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] i2c/software/include
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] i2c/software
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/gdb or1k-tdep.c config/or1k/tm-or1k.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/gdb or1k-tdep.c remote-or1k.c con ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gdb-5.0/gdb jtag.c or1k-tdep.c remote-or1 ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h topleve ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 defines.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 wb_biu.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 generic_spram_512x20.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 du.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1200/rtl du.v except.v id.v ifetch.v rf.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1200/rtl cpu.v or1200.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1200/rtl defines.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 wb_biu.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 cpu.v except.v ife ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 cpu.v du.v except. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim cpu/common/abstract.c cpu/or32/ex ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/rtems README.or1k
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] vga_lcd/bench/verilog tests.v test_bench_top.v ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] gpio/rtl/verilog gpio_defines.v gpio_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] gpio/bench/verilog tb_defines.v tb_tasks.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/peripheral Makefile.am Makefile.i ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/peripheral ethernet.c ethernet.h ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim config.h config.h.in configure co ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] vga_lcd/rtl/verilog vga_wb_slave.v vga_wb_mast ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim.cfg toplevel.c cpu/common/par ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] dbg_interface/rtl/verilog dbg_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench/uos tick.c uos.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_defines.v eth_wishbon ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench Makefile.am Makefile.in ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/ints ints.S
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/setpc Makefile setpc.S spr_defs.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/setpc
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 cpu.v defines.v ex ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 tt.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_ctrl/bench/verilog test_bench_top.v tests. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_regs.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_regs.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_regs.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_regs.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim toplevel.c peripheral/16450.c vap ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim.cfg toplevel.c v ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/vapi vapit.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c tick/tick.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim.cfg toplevel.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/cache/support Makefile spr_defs.h ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/cache/support
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/cache
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw ints/ints.S trap/trap.S syscall/sy ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 alu.v cpu.v define ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/common abstract.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] dbg_interface/rtl/verilog dbg_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] firewire/doc fw_link_r01.pdf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_ctrl/bench/verilog test_bench_top.v test_l ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/doc eth_speci.pdf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/doc/src ethernet_product_brief.doc
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/doc/src Ethernet Product Brief_OC_hea ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/doc Ethernet Product Brief_OC_head.pd ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/doc/src Ethernet Product Brief_OC_hea ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/doc/src
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/doc Ethernet Product Brief_OC_head.pdf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench eth.c eth.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/peripheral ethernet.c ethernet.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench cache.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/debug gdbcomm.c gdbcomm.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_receiver.v uart_regs.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] i2c/rtl/verilog i2c_master_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] i2c/rtl/vhdl i2c_master_top.vhd
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw ints/Makefile ints/excepts.txt int ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/trap
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/ints
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/syscall
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/bench/verilog or1200_monitor.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 cpu.v defines.v ex ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/uclinux/uClinux-2.0.x sim.cfg simmem.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/uclinux/uClinux-2.0.x/arch/or1k/kernel irq.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] hdlc/CODE/TX/core TxChannel.vhd
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench default.cfg dmatest.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/src sxp.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/sim test_sxp.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/generic_memories/rtl/verilog generic_dpra ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/ram generic_dpram.v generic_spram.v generi ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/ram
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/regf/sim test_regf.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/regf/src sync_regf.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/regf/src mem_regf.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/regf/src regf_status.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/regf/src mem_regf.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/sim test_sxp.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/generic_memories/rtl/verilog generic_spram.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/generic_memories/rtl/verilog generic_dpram.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim cpu/or1k/spr_defs.h testbench/bas ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_transmitter.v uart_ ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c cpu/common/abstract. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/peripheral ethernet.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim Makefile.am Makefile.in sim-confi ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c toplevel.c vapi/vapi ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/or32 execute.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/generic_memories/rtl/verilog generic_tpram.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/utils Makefile bin2hex.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/utils bin2flimg.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/bench/verilog uart_test.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_fifo.v uart_receive ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess sim.cfg simmem.cfg
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/vapi Makefile.in
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess README minimad.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/common abstract.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/common parse.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/common abstract.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim configure configure.in sim-config ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/vapi
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/or1k sprs.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/src sxp.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess Makefile README _ansi.h a ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess ABOUT-NLS AUTHORS CHANGES ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess/libmad D.dat Makefile Mak ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess config.h libmad/config.h ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/. ddr_2_dram_for_debugging.v sram_for_deb ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess/.deps audio.P audio_oss.P ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess config.cache config.log c ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/syn/synplify xfpga_top.prd xfpga_top.prj
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/syn/synplify/src xfpga_top.ucf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/syn/synplify/src
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sim/ncsim/run run_sim
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sim/ncsim/src nc.scr sim.tcl
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sim/ncsim/out/wave
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sim/ncsim/run
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sim/ncsim/src
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sim/ncsim/out
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sim/ncsim
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess GETSTARTED
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/utils Makefile bin2c.c bin2flimg.c ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/utils
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess/songs Beethoven-Symphony_ ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess/songs
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess makes2
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess madok
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess makes2 executed.log
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess genbeep
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess audio.pcm
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess bin2c bin2c.c bin2srec lo ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess flash-asterix.c flash-old ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess liza-no5-moon.exo.gz
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess mad.or32
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess minimad.bin minimad.s2
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess asterix-16.mfs asterix-8. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/sw/mad-xess Beethoven-Symphony_No_5_i ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/mp3/rtl/verilog/or1200 generic_dpram_32x32.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] i2c/rtl/vhdl i2c_master_top.vhd i2c_master_byt ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] i2c/rtl/verilog i2c_master_top.v i2c_master_de ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/common abstract.c parse.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] Import
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] firewire/doc firewirespec.pdf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] Import
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] usb_funct/rtl/verilog usbf_defines.v usbf_ep_r ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] usb_funct/rtl/verilog usbf_ep_rf.v usbf_idma.v ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1200/rtl generic_dpram_32x32.v generic_ ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim profiler.c sim-config.c sim-confi ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/. ddr_2_dram_for_debugging.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim gdb.h sim-config.c sim-config.h s ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_regs.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] sxp/doc README.txt
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/. ddr_2_dram_for_debugging.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] misc/. ddr_2_dram_for_debugging.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>