[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] or1k/or1ksim/cpu/or32 execute.c

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] or1k/or1ksim/cpu/or32 execute.c
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Wed, 7 Nov 2001 21:27:16 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	lampret	01/11/07 21:27:16

Modified files:
	or1ksim/cpu/or32: execute.c 

Log message:
	Fixed reset exception (ESR0) and added some SPRs to executed.log

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] misc/generic_memories/rtl/verilog generic_tpram.v
Next by Date: [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...
Prev by thread: [cvs-checkins] or1k/or1ksim sim-config.c toplevel.c vapi/vapi ...
Next by thread: [cvs-checkins] or1k/or1ksim/cpu/or32 execute.c
Index(es):
- Date
- Thread