Mail Index

• Thread Index

• [cvs-checkins] or1k/orpmon/services Makefile
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orpmon/services dos.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orpmon/include ata.h ctype.h support.h at ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orpmon/drivers Makefile ata.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orpmon/common Makefile common.c ctype.c s ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orpmon/cmds atabug.c hdbug.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orpmon/cmds Makefile ata.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/peripheral atahost.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/peripheral atadevice.h atadevice. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc cuc.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc insn.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orp/orp_soc/rtl/verilog/or1200 or1200_gmu ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim cuc/bb.c cuc/cuc.c cuc/verilog.c ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/or1k sprs.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/or32 execute.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cpu/or32 execute.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim configure.in
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] irda/rtl/verilog raminfr.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] irda/ ench/verilog/irda_test.v tl/verilog/irda ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] irda/sim/rtl_sim/run/INCA_libs
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog raminfr.v uart_debug_if. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/ ench/verilog/uart_test.v oc/CHANGES ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] Import
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/run clean debug.do f160b3b. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/out dir_keeper
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/log dir_keeper
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/bin cds.lib hdl.var rtl_fil ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/bin/INCA_libs/worklib dir_k ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/bin/INCA_libs/worklib
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/bin/INCA_libs
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/run
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/out
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/log
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim/bin
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim/rtl_sim
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/sim
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/doc README.txt
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/doc
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/bench/verilog adv_bb.v mem_if_bench.v m ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/bench/verilog
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/bench
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/testbench basic.S
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_macstatus.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/bench/verilog tb_eth_defines.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/rtl/verilog mem_if_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/rtl/verilog mem_if_flash_if.v mem_if_sd ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/rtl/verilog mem_if_flash_if.v mem_if_sd ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] mem_if/rtl/verilog flash_if.v mem_if_sdram_fla ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] Import
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc verilog.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc cuc.h memory.c timings.c veri ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc bb.c cuc.c cuc.h insn.c insn. ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] Import
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_spram_256x32.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/bench/verilog tb_ethernet.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/sim/rtl_sim/run tb_eth.do
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/sim/rtl_sim/run tb_eth.do
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_sync_clk1_clk2.v eth_ ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_defines.v eth_wishbone.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc bb.c cuc.c cuc.h insn.c load.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc cuc.c cuc.h memory.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/sim/rtl_sim/bin nc.scr
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/doc CHANGES.txt
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_fifo.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] uart16550/rtl/verilog uart_debug_if.v uart_def ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/sim/rtl_sim/run tb_eth.do
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc cuc.c insn.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc bb.c cuc.c insn.c insn.h veri ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/uclinux/uClinux-2.0.x README.or32
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/uclinux/uClinux-2.0.x README.or32
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/bench/verilog tb_ethernet.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/bench/verilog tb_eth_defines.v eth_ho ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_top.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim/cuc Makefile bb.c cuc.c load.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim configure configure.in sim-config ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/gcc-3.1/gcc/config/or32 or32.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim config.h
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orp/orp_soc/rtl/verilog/or1200 or1200_cpu ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] spi/doc spi.pdf src/spi.doc
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim configure configure.in
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/xess/xsv_fpga/exo xsv_fpga_top_ethernet.exo
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/xess/xsv_cpld/syn/xilinx_pr xsv_cpld.ucf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/orp/orp_soc/backend/xilinx xsv_fpga_top.ucf
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim sim-config.c sim-config.h cuc/Mak ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/uclinux/uClinux-2.0.x/arch/or32/console c ...
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/uclinux/uClinux-2.0.x README.or32
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
• [cvs-checkins] or1k/or1ksim cpu/or1k/sprs.c mmu/dmmu.c mmu/immu.c
  • From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>