[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/bench/verilog tb_ethernet.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/bench/verilog tb_ethernet.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Tue, 23 Jul 2002 15:34:31 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/07/23 15:34:31

Modified files:
	bench/verilog  : tb_ethernet.v 

Log message:
	gsr added for use when ETH_XILINX_RAMB4 define is set.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/sim/rtl_sim/run tb_eth.do
Next by Date: [cvs-checkins] ethernet/rtl/verilog eth_spram_256x32.v
Prev by thread: [cvs-checkins] ethernet/bench/verilog tb_ethernet.v
Next by thread: [cvs-checkins] ethernet/bench/verilog tb_eth_defines.v eth_ho ...
Index(es):
- Date
- Thread