[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] uart16550/rtl/verilog uart_regs.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] uart16550/rtl/verilog uart_regs.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Thu, 18 Oct 2001 22:35:49 +0200
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	uart16550
Changes by:	gorban	01/10/18 22:35:49

Modified files:
	rtl/verilog    : uart_regs.v 

Log message:
	small fix

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] wb_prefetch_spram/rtl/verilog generic_spram.v
Next by Date: [cvs-checkins] wb_dma/rtl/verilog wb_dma_ch_pri_enc.v wb_dma_ ...
Prev by thread: [cvs-checkins] wb_dma/rtl/verilog wb_dma_ch_pri_enc.v wb_dma_ ...
Next by thread: [cvs-checkins] uart16550/rtl/verilog uart_regs.v
Index(es):
- Date
- Thread