[cvs-checkins] uart16550/rtl/verilog uart_regs.v

[OpenCores CVS Agent <cvs-checkins-agent@opencores.org>]

CVSROOT:	/home/oc/cvs
Module name:	uart16550
Changes by:	gorban	01/10/19 18:21:46

Modified files:
	rtl/verilog    : uart_regs.v 

Log message:
	Changes data_out to be synchronous again as it should have been.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml