Mail Index
Thread Index
[pci] Pci Hanging!
From
: mahdi monhi <m_monhi@yahoo.com>
Re: [pci] Clock Domain Issues
From
: "Miha Dolenc" <mihad@opencores.org>
Re: [pci] CardBus compliance ?
From
: random_user@163.com
Re: [pci] RE: PCI-Bridge Synthesize
From
: Madhusudhan Rao <madhu_sudhana_rao@yahoo.com>
RE: [pci] Clock Domain Issues
From
: Dave Kroetsch <dkroetsch@videolocus.com>
[pci] RE: PCI-Bridge Synthesize
From
: "Sebastien DESHAYES" <sebastien.deshayes@isismpp.fr>
[pci] PCI-Bridge Synthesize
From
: "Sebastien DESHAYES" <sebastien.deshayes@isismpp.fr>
Re: Re: [pci] Clock Domain Issues
From
: Damjan Lampret <lampret@opencores.org>
Re: [pci] Clock Domain Issues
From
: "Jim Dempsey" <tapedisk@ameritech.net>
Re: [pci] Clock Domain Issues
From
: "Miha Dolenc" <mihad@opencores.org>
[pci] test bench
From
: "Chandrashekar" <chandrashekar@rassit.com>
[pci] Clock Domain Issues
From
: Dave Kroetsch <dkroetsch@videolocus.com>
Re: Re: [pci] about configuration space of pci core
From
: sumnow <sumnow@263.net>
Re: [pci] about configuration space of pci core
From
: "Miha Dolenc" <mihad@opencores.org>
[pci] about configuration space of pci core
From
: random_user@163.com
[pci] about configuration space of pci core
From
: random_user@163.com
Re: [pci] about the RST pin of PCI CORE
From
: "Chandrashekar" <chandrashekar@rassit.com>
[pci] about the RST pin of PCI CORE
From
: random_user@163.com
Re: [pci] the function of the BUFIFs
From
: "Chandrashekar" <chandrashekar@rassit.com>
Re: [pci] do_reset task
From
: "Miha Dolenc" <mihad@opencores.org>
Re: [pci] the function of the BUFIFs
From
: "Miha Dolenc" <mihad@opencores.org>
RE: [pci] reviera - simulation script
From
: "Bill Mangione-Smith" <billms@billms.com>
[pci] do_reset task
From
: pinhas.krengel@formalized.com
[pci] the function of the BUFIFs
From
: random_user@163.com
[pci] reviera - simulation script
From
: pinhas.krengel@formalized.com
[pci] reviera - compile script
From
: pinhas.krengel@formalized.com
Re: [pci] // fill write memories with random data
From
: "Miha Dolenc" <mihad@opencores.org>
Re: [pci] False PERR error at wait_perr4 (race?)
From
: "Miha Dolenc" <mihad@opencores.org>
[pci] about PCMCIA
From
: random_user@163.com
[pci] system.v of April 15 on modelsim
From
: pinhas.krengel@formalized.com
[pci] system.v of April 15 on modelsim
From
: pinhas.krengel@formalized.com
[pci] // fill write memories with random data
From
: pinhas.krengel@formalized.com
[pci] False PERR error at wait_perr4 (race?)
From
: pinhas.krengel@formalized.com
[pci] model sim scripts (1.do)
From
: pinhas.krengel@formalized.com
Re: [pci] model sim scripts
From
: Kent Ulrich <k.ulrich@ieee.org>
Re: [pci] False PERR error at wait_perr4 (race?)
From
: "Miha Dolenc" <mihad@opencores.org>
Re: Re: [pci] Can I remove modules,pins and wires related about PCI initiator and Wb_Slave?
From
: sumnow <sumnow@263.net>
[pci] False PERR error at wait_perr4 (race?)
From
: pinhas.krengel@formalized.com
[pci] model sim scripts
From
: pinhas.krengel@formalized.com
[pci] PCI master
From
: wilton@mail.usa.com
[pci] Is there is a reset pin ?
From
: "Jean-Marc Royer" <jmroyer@netino.com>
Re: [pci] Can I remove modules,pins and wires related about PCI initiator and Wb_Slave?
From
: "Chandrashekar" <chandrashekar@rassit.com>
Re: [pci] Can I remove modules,pins and wires related about PCI initiator and Wb_Slave?
From
: "Miha Dolenc" <mihad@opencores.org>
Re: [pci] Can I remove modules,pins and wires related about PCI initiator and Wb_Slave?
From
: <DARRENTJEN@yeah.net>
Re: [pci] Can I remove modules,pins and wires related about PCI initiator and Wb_Slave?
From
: "Miha Dolenc" <mihad@opencores.org>
Re: [pci] Lack of PCI_SERRn_IN input pin define in pci_bridge32.v?
From
: "Miha Dolenc" <mihad@opencores.org>
[pci] =?big5?B?Q2FuIEkgcmVtb3ZlIG1vZHVsZXMscGlucyBhbmQgd2lyZXMgcmVsYXRlZCBhYm91dCBQQ0kgaW5pdGlhdG9yIGFuZCBXYl9TbGF2ZT8=?=
From
: timntsai@pchome.com.tw
[pci] =?big5?B?TGFjayBvZiBQQ0lfU0VSUm5fSU4gaW5wdXQgcGluIGRlZmluZSBpbiBwY2lfYnJpZGdlMzIudj8=?=
From
: timntsai@pchome.com.tw
Re: [pci] pci code
From
: ezhcai@ntu.edu.sg
[pci] pci code
From
: "avinash samindar" <avi_samindar@rediffmail.com>
Re: [pci] Information on the PCI bus
From
: Michael Ashton <data@ieee.org>
Re: [pci] Information on the PCI bus
From
: billy_bob@mailexcite.com
Re: [pci] Information on the PCI bus
From
: Michael Ashton <data@ieee.org>
Re: [pci] Information on the PCI bus
From
: billy_bob@mailexcite.com
Re: Re: [pci] question on PCI master
From
: wilton@mail.usa.com
Re: [pci] Information on the PCI bus
From
: Sebastian Fernandez <sebfer@iie.edu.uy>
[pci] Information on the PCI bus
From
: billy_bob@mailexcite.com
Re: Re: [pci] about turnaround
From
: Tadej Markovic <tadej@opencores.org>
Re: [pci] Problems with Linux booting
From
: Damjan Lampret <lampret@opencores.org>
[pci] Problems with Linux booting
From
: "Bhaskar Bose" <bose@derivation.com>
Re: Re: [pci] question on PCI master
From
: bailunchuan <bailunchuan@163.net>
Mail converted by
MHonArc
2.4.4