[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] can/rtl/verilog can_register_asyn_syn.v can_re ...

CVSROOT:	/home/oc/cvs
Module name:	can
Changes by:	mohor	03/03/11 15:32:43

Modified files:
	rtl/verilog    : can_register_asyn_syn.v can_register_asyn.v 
	                 can_register.v 

Log message:
	timescale.v is used for simulation only.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml