[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] oc8051/rtl/verilog oc8051_decoder.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] oc8051/rtl/verilog oc8051_decoder.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Wed, 21 Aug 2002 18:22:17 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	oc8051
Changes by:	simont	02/08/21 18:22:17

Modified files:
	rtl/verilog    : oc8051_decoder.v 

Log message:
	mul & div use 4 clocks
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] oc8051/rtl/verilog oc8051_op_select.v
Next by Date: [cvs-checkins] or1k/orp/orp_soc/rtl/verilog/or1200 or1200_exc ...
Prev by thread: [cvs-checkins] pci/ tl/verilog/pci_target32_sm.v ench/verilog ...
Next by thread: [cvs-checkins] oc8051/rtl/verilog oc8051_op_select.v
Index(es):
- Date
- Thread