CVSROOT: /home/oc/cvs Module name: mem_ctrl Changes by: rudi 01/12/21 06:09:36 Modified files: rtl/verilog : mc_mem_if.v mc_obct_top.v mc_rf.v mc_timing.v mc_top.v Log message: - Fixed combinatorial loops in synthesis - Fixed byte select bug -- To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml