CVSROOT: /home/oc/cvs Module name: or1k Changes by: simons 01/12/19 15:44:34 Modified files: or1ksim/testbench: mmu.c Log message: RTL_SIM define added for shorter simulation runtime. -- To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml