[cvs-checkins] uart16550/rtl/verilog uart_fifo.v

[OpenCores CVS Agent <cvs-checkins-agent@opencores.org>]

CVSROOT:	/home/oc/cvs
Module name:	uart16550
Changes by:	oc	01/12/18 10:01:15

Modified files:
	rtl/verilog    : uart_fifo.v 

Log message:
	Bug that was entered in the last update fixed (rx state machine).

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml