[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[cvs-checkins] or1k/or1200/rtl alu.v cfgr.v cpu.v dc.v dc_fsm ...
CVSROOT: /home/oc/cvs
Module name: or1k
Changes by: lampret 01/09/19 01:52:18
Modified files:
or1200/rtl : alu.v cfgr.v cpu.v dc.v dc_fsm.v dc_ram.v
dc_tag.v defines.v except.v frz_logic.v
generic_dpram_32x32.v generic_spram_2048x32.v
generic_spram_2048x8.v generic_spram_512x19.v
generic_tpram_32x32.v ic.v ic_fsm.v ic_ram.v
ic_tag.v id.v ifetch.v lsu.v mem2reg.v
multp2_32x32.v operandmuxes.v or1200.v pic.v
pm.v reg2mem.v rf.v sprs.v tt.v wb_biu.v
wbmux.v xcv_ram32x8d.v
Added files:
or1200/rtl : dmmu.v dtlb.v generic_spram_512x20.v
generic_spram_64x14.v generic_spram_64x21.v
generic_spram_64x23.v generic_spram_64x37.v
immu.v itlb.v
Log message:
Updated from xess branch.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml