[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] mem_ctrl/bench/verilog test_bench_top.v test_l ...



CVSROOT:	/home/oc/cvs
Module name:	mem_ctrl
Changes by:	rudi	01/09/02 04:29:43

Modified files:
	bench/verilog  : test_bench_top.v test_lib.v tests.v 
	bench/verilog/160b3ver: adv_bb.v 

Log message:
	Fixed the TMS register setup to be tight and correct.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml