[oc] Floating point core

[Eddy De Waegeneer <eddy.dewaegeneer@xilinx.com>]

Hi ,

Did anyone succees synthesizing the floating point core (verilog code)
with synplfy or another synthesis tool.

thanks
Eddy

--
Xilinx Hotline Support :
 Create a Webcase at
http://www.xilinx.com/support/clearexpress/websupport.htm

Training Schedule : http://www.arcobel.nl/training/xilinxsched.html

begin:vcard 
n:De Waegeneer;Eddy
tel;fax:+32 53 848311
tel;work:+32 53 848310
x-mozilla-html:FALSE
url:www.xilinx.com
org:Xilinx Benelux bvba;Applications
version:2.1
email;internet:eddydw@xilinx.com
title:Xilinx DSP Focused FAE
adr;quoted-printable:;;BC Building 4=0D=0A3de Industriezone;Erembodegem;Oost-Vlaanderen;9320;Belgium
fn:Eddy De Waegeneer
end:vcard