[oc] How to model capacitor in Verilog??

[kokloon@hotmail.com]

Hi all,

I am trying to model a capacitor using standard Verilog, but 
I have no idea how to do it...

Does anybody have any idea on this??
Issit like this??

trireg (large) #(0,1,9) capacitor

Thanks,
Kok Loon
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml