Re: [oc] DCT Project [ROM64 and others]

[Richard Herveille <richard@asics.ws>]

For some more learning, there's another DCT project (8x8 2D DCT).
It's in the video_compression_systems library.

Richard


> Hello !
>
>   I have been trying to compile Cosine transform (DCT) [@
> http://www.opencores.org/projects/dct/ ] with Max+plusII, i have found an
> error on Database Builder from ROM64.vhd...
>
>  ... the error says:
>   Error: Node':199886.IN2' missing source
>   (there are 768 errors like this one)
>
>  Probably it is my fault because i have not initialize ROM like i should or
> something like that... but i can't find what the problem is.
>
>  I also would like to know...
>
>  1) What is ain(0) declared on div2_9_en.vhd, because it is never used.
>     (Code below)
>
>  2)On add12slow:
>
>
>          output_temp <= unsigned(a(11)&a) + unsigned(b(11)&b);
>
>     Why concatenate a(11)&a and b(11)&b ? It is that on the standard ?
>
> ----( Code
> )-------------------------------------------------------------------
> LIBRARY ieee ;
> USE ieee.std_logic_1164.all;
> USE ieee.std_logic_arith.all;
>
> ENTITY add12slow IS
>    PORT(
>       a      : IN     std_logic_vector (11 downto 0) ;
>       b      : IN     std_logic_vector (11 downto 0) ;
>       output : OUT    std_logic_vector (12 downto 0)
>    );
>
> -- Declarations
>
> END add12slow ;


--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml