[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [oc] Altera.
Hi Everyone
i am currently working on FPGAs...and am facing a problem to get
synthesized net lists that are targeted to Xilinx FPGAs..please tell
me if they are any free / open source synthesis tools that can do the
same.I bascially need a synthesis tool that synthesises from RTL to
xilinx formats like (EDF/EDN/XNF..ect)..Thanks
Harshit
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml