I have changed the directory structure of the WISHBONE DMA and Memory Controller IP cores and checked in the changes. I also added a "restart" signal to the DMA core. I will update the documentation shortly. Cheers ! -- rudi -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml