Hello! I've updated architecture and its doc. It is available on homepage. I would be very happy if someone would do a review, so I would get some feedback. Thanks. This architecture should be final soon, so I that can finish P&R and produce exact bitstream needed. Also anyone willing to code this baby in Verilog would be greatly welcomed. There is no entrance fee - so hurry up ;) Marko