[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[pci] Add some wire defines
Hallo,
Icarus verilog chocked on these missing wire defines. Please apply to the
tree.
Bye
--
Uwe Bonnes bon@elektron.ikp.physik.tu-darmstadt.de
Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
--- pci/bench/verilog/system.v~ 2003-01-21 17:06:50.000000000 +0100
+++ pci/bench/verilog/system.v 2003-06-10 00:12:38.000000000 +0200
@@ -94,6 +94,16 @@
wire [31:0] AD ;
wire [3:0] CBE ;
+ wire FRAME;
+ wire IRDY;
+ wire DEVSEL;
+ wire TRDY;
+ wire STOP;
+ wire PERR;
+ wire INTA;
+ wire SERR;
+
+
pullup(INTA) ;
pullup(MAS0_REQ) ;
pullup(MAS1_REQ) ;
--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml