[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/rtl/verilog eth_rxaddrcheck.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/rtl/verilog eth_rxaddrcheck.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Wed, 20 Mar 2002 16:14:23 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/03/20 16:14:23

Modified files:
	rtl/verilog    : eth_rxaddrcheck.v 

Log message:
	When in promiscous mode some frames were not received correctly. Fixed.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
Next by Date: [cvs-checkins] Import
Prev by thread: [cvs-checkins] ethernet/rtl/verilog eth_rxaddrcheck.v
Next by thread: [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
Index(es):
- Date
- Thread