[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] EDIF to VHDL Verilog converter

To: ccedric21@yahoo.fr, cores@opencores.org
Subject: [oc] EDIF to VHDL Verilog converter
From: lkat68@yahoo.co.uk
Date: Fri, 7 Jun 2002 12:33:00 +0200
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org

Hi all,

I am looking for a EDIF to either VHDL or Verilog converter.
Any advice is welcome.

Regards Leslie
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [oc] EDIF to VHDL
Next by Date: Re: [oc] Want to help with Project: OpenRISC 1000
Prev by thread: Re: [oc] Re: Altera SOPC board.
Next by thread: [oc] EDIF to VHDL
Index(es):
- Date
- Thread