[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] EDIF to VHDL

To: cores@opencores.org
Subject: [oc] EDIF to VHDL
From: lkat68@yahoo.co.uk
Date: Fri, 7 Jun 2002 12:26:59 +0200
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org

Hi Michael,

are you aware of any EDIF to either VHDL or Verilog converter,
could you give me any indication.
How long would you take to do it.

Regards Leslie
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: Re: [oc] I2C Core, SPI Core
Next by Date: [oc] EDIF to VHDL Verilog converter
Prev by thread: [oc] EDIF to VHDL Verilog converter
Next by thread: [oc] synthesizable divider
Index(es):
- Date
- Thread