[oc] WISHBONE DMA/Bridge

[Rudolf Usselmann <rudi@asics.ws>]

I have finished the WISHBONE DMA/Bridge IP core and
checked in the Verilog Source code.

Please see the "WISHBONE DMA" page for more info.

http://www.opencores.org/cores/wb_dma

Cheers !
-- 
rudi