...well what's the use then of opencore? Just use the available code for yourself and share nothing?
-----Original Message-----
From: Rudolf Usselmann [mailto:rudi@asics.ws]
Sent: Monday, April 28, 2003 10:50 AM
To: usb@opencores.org
Subject: Re: [usb] USB2.0 FPGA implementation
On Mon, 2003-04-28 at 17:40, leo.jarillas@eazix.com wrote:
> Mr. Usselman,
> Hi. I saw on your website that you've successfully tested the
> USB2.0 IP core on a Xilinx Spartan 2 xc2s50-6. Where you able to test
> it on a whole system? What PHY IC did you use?
I used the ageere phy
> Also, is it possible for you to provide the testbenches you used in
> verifying the core? Thanks.
Sorry I prefer not to make them available.
--
rudi
-------------------------------------------------------
www.asics.ws -- Solutions for your ASIC/FPGA needs ---
---------------- FPGAs * Full Custom ICs * IP Cores ---
* * * FREE IP Cores --> http://www.asics.ws/ <-- * * *
--
To unsubscribe from usb mailing list please visit http://www.opencores.org/mailinglists.shtml