[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [pci] Problem synthesizing PCI IP core
* 31/12/02, 07:54, weiliang10@hotmail.com wrote:
> Error: syntax error at or near token 'tri0'
>
> which is basically in line 83 of RAMB4_S16_S16.v (tri0 GSR = glbl.GSR;)
>
> Any idea on how to overcome the problem?
Hi Will, I found a similar problem compiling the core.
Try to enable the "verilog preprocessor" in the synthesis' properties.
If you're using Xilinx ISE, more info at www.xilinx.com in the answer
database...
Bye.
--
Marco
"No, lo abbiamo esaminato dopo, e' perfetto.
Ma quando si ha paura si crede sempre che il motore vibri."
(Antoine de Saint-Exupery, "Volo di notte")
--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml