Hi: I am looking for a Ethernet Phy Verilog Simulation model that can handle the Management Signals (MDIO and MDC). If you know of any such model (that is free), please post your message. Thanks in advance. -- To unsubscribe from ethmac mailing list please visit http://www.opencores.org/mailinglists.shtml