[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] or1k/orp/orp_soc/bench/verilog dbg_if_model.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] or1k/orp/orp_soc/bench/verilog dbg_if_model.v
From: OpenCores CVS Agent <cvs@www.opencores.org>
Date: Mon, 7 Apr 2003 00:31:08 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	lampret	03/04/07 00:31:08

Modified files:
	orp/orp_soc/bench/verilog: dbg_if_model.v 

Log message:
	Changed location of debug test code to 0.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] or1k/orp/orp_soc/rtl/verilog xsv_fpga_top.v
Next by Date: [cvs-checkins] or1k/orp/orp_soc/bench/verilog or1200_monitor.v
Prev by thread: [cvs-checkins] or1k/orp/orp_soc/bench/verilog or1200_monitor.v
Next by thread: [cvs-checkins] or1k/orp/orp_soc/rtl/verilog xsv_fpga_top.v
Index(es):
- Date
- Thread