[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/rtl/verilog eth_wishbone.v eth_top.v

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	03/01/21 11:09:46

Modified files:
	rtl/verilog    : eth_wishbone.v eth_top.v 

Log message:
	When receiving normal data frame and RxFlow control was switched on, RXB
	interrupt was not set.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml