[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ac97_ctrl/rtl/verilog ac97_in_fifo.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ac97_ctrl/rtl/verilog ac97_in_fifo.v
From: OpenCores CVS Agent <cvs@www.lampret.com>
Date: Thu, 14 Nov 2002 16:10:12 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ac97_ctrl
Changes by:	rudi	02/11/14 16:10:12

Modified files:
	rtl/verilog    : ac97_in_fifo.v 

Log message:
	Fixed a bug in the IN-FIFO - 18 bit samples where not alligned correctly.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] uart16550/rtl/verilog-backup Tag: rel_1 timesc ...
Next by Date: [cvs-checkins] ethernet/rtl/verilog eth_registers.v eth_top.v
Prev by thread: [cvs-checkins] ethernet/rtl/verilog eth_registers.v eth_top.v
Next by thread: [cvs-checkins] uart16550/rtl/verilog-backup Tag: rel_1 timesc ...
Index(es):
- Date
- Thread