[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] i2c/bench/verilog i2c_slave_model.v tst_bench_ ...



CVSROOT:	/home/oc/cvs
Module name:	i2c
Changes by:	rherveille	02/10/30 17:11:07

Modified files:
	bench/verilog  : i2c_slave_model.v tst_bench_top.v 

Log message:
	Added timing tests to i2c_model.
	Updated testbench.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml