[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/rtl/verilog eth_txstatem.v

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/10/30 11:54:57

Modified files:
	rtl/verilog    : eth_txstatem.v 

Log message:
	State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml