[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] oc8051/bench/verilog oc8051_tb.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] oc8051/bench/verilog oc8051_tb.v
From: OpenCores CVS Agent <cvs@www.lampret.com>
Date: Thu, 24 Oct 2002 12:36:58 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	oc8051
Changes by:	simont	02/10/24 12:36:57

Modified files:
	bench/verilog  : oc8051_tb.v 

Log message:
	add instruction cache and DELAY parameters for external ram, rom

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] oc8051/rtl/verilog oc8051_icache.v oc8051_defi ...
Next by Date: [cvs-checkins] oc8051/sim/rtl_sim/src/verilog oc8051_cache_ram.v
Prev by thread: [cvs-checkins] oc8051/bench/verilog oc8051_tb.v
Next by thread: [cvs-checkins] oc8051/bench/verilog oc8051_tb.v
Index(es):
- Date
- Thread