[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[cvs-checkins] video_compression_systems/common dct/bench/ver ...
CVSROOT: /home/oc/cvs
Module name: video_compression_systems
Changes by: rherveille 02/10/23 08:07:04
Modified files:
common/dct/bench/verilog: bench_top.v
common/dct/rtl/verilog: dct.v dct_cos_table.v dct_mac.v
dct_syn.v dctu.v dctub.v fdct.v zigzag.v
common/qnr/rtl/verilog: div_su.v div_uu.v jpeg_qnr.v
common/run_length_coding/rtl/verilog: jpeg_rle.v jpeg_rle1.v
jpeg_rzs.v
Added files:
common/dct/sim/rtl_sim/bin: Makefile
common/jpeg/bench/verilog: bench_top.v
common/jpeg/rtl/verilog: jpeg_encoder.v
common/jpeg/sim/rtl_sim/bin: Makefile
Removed files:
common/dct/rtl/verilog: ro_cnt.v ud_cnt.v
common/qnr/rtl/verilog: ro_cnt.v ud_cnt.v
common/run_length_coding/rtl/verilog: jpeg_rle2.v
Log message:
Improved many files.
Fixed some bugs in Run-Length-Encoder.
Removed dependency on ud_cnt and ro_cnt.
Started (Motion)JPEG hardware encoder project.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml