[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/rtl/verilog eth_wishbone.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
From: OpenCores CVS Agent <cvs@www.lampret.com>
Date: Fri, 18 Oct 2002 14:42:09 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	tadejm	02/10/18 14:42:09

Modified files:
	rtl/verilog    : eth_wishbone.v 

Log message:
	Igor added WB burst support and repaired BUG when handling TX under-run and retry.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/sim/rtl_sim/modelsim_sim/run tb_eth.do
Next by Date: [cvs-checkins] ethernet/bench/verilog tb_ethernet.v tb_ethern ...
Prev by thread: [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
Next by thread: [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
Index(es):
- Date
- Thread