[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] oc8051/sim/rtl_sim/src/verilog oc8051_ram.v

CVSROOT:	/home/oc/cvs
Module name:	oc8051
Changes by:	simont	02/08/17 12:48:27

Modified files:
	sim/rtl_sim/src/verilog: oc8051_ram.v 

Log message:
	rst signal added
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml