[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] oc8051/syn/src/verilog oc8051_rom.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] oc8051/syn/src/verilog oc8051_rom.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Sat, 17 Aug 2002 11:27:03 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	oc8051
Changes by:	simont	02/08/17 11:27:03

Modified files:
	syn/src/verilog: oc8051_rom.v 

Log message:
	added signal ea_int
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/rtl/verilog eth_registers.v
Next by Date: [cvs-checkins] oc8051/rtl/verilog oc8051_ports.v
Prev by thread: [cvs-checkins] oc8051/rtl/verilog oc8051_ports.v
Next by thread: [cvs-checkins] oc8051/syn/src/verilog oc8051_rom.v
Index(es):
- Date
- Thread