[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] dbg_interface/rtl/verilog dbg_defines.v dbg_re ...

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] dbg_interface/rtl/verilog dbg_defines.v dbg_re ...
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Tue, 7 May 2002 16:44:33 +0200
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	dbg_interface
Changes by:	oc	02/05/07 16:44:32

Modified files:
	rtl/verilog    : dbg_defines.v dbg_registers.v dbg_top.v 

Log message:
	mon_cntl_o signals that controls monitor mux added.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] t51/rtl/vhdl T51.vhd T51_ALU.vhd T51_Glue.vhd ...
Next by Date: [cvs-checkins] dbg_interface/bench/verilog dbg_tb.v
Prev by thread: [cvs-checkins] dbg_interface/bench/verilog dbg_tb.v
Next by thread: [cvs-checkins] t51/rtl/vhdl T51.vhd T51_ALU.vhd T51_Glue.vhd ...
Index(es):
- Date
- Thread