[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Sat, 16 Feb 2002 12:36:19 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/02/16 12:36:19

Modified files:
	sim/rtl_sim/run: top_modelsim.do 

Log message:
	glbl removed from the project. No need to compile it and load it.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ata/rtl/verilog/ocidec-1 ud_cnt.v ro_cnt.v rev ...
Next by Date: [cvs-checkins] ethernet/rtl/verilog eth_defines.v eth_top.v
Prev by thread: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
Next by thread: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
Index(es):
- Date
- Thread