[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] or1k/or1ksim sim-config.c sim-config.h sim.cfg ...



CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	simons	02/01/19 23:54:41

Modified files:
	or1ksim        : sim-config.c sim-config.h sim.cfg toplevel.c 
	or1ksim/cpu/common: abstract.c 
	or1ksim/cpu/or1k: except.c except.h spr_defs.h sprs.c sprs.h 
	or1ksim/cpu/or32: execute.c 
	or1ksim/debug  : debug_unit.c 
	or1ksim/mmu    : dmmu.c immu.c 
	or1ksim/pic    : pic.c 
	or1ksim/testbench: acv_gpio.c acv_uart.c except.S except_mc.S 
	                   except_test.c except_test_s.S int_test.S 
	                   mmu.c mmu_asm.S pic.c 
	or1ksim/testbench/support: int.c int.h spr_defs.h support.c 
	                           support.h 
	or1ksim/testbench/uos: spr_defs.h tick.c uos.c 
	or1ksim/tick   : tick.c 

Log message:
	No more low/high priority interrupts (PICPR removed). Added tick timer exception.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml