CVSROOT: /home/oc/cvs Module name: or1k Changes by: oc 02/01/15 07:12:27 Modified files: mp3/rtl/verilog/or1200: or1200_dpram_32x32.v Log message: Fixed module name when compiling with OR1200_XILINX_RAM32X1D -- To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml