[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[cvs-checkins] or1k/mp3/rtl/verilog xfpga_top.v mem_if/flash_ ...
CVSROOT: /home/oc/cvs
Module name: or1k
Changes by: lampret 02/01/14 07:18:23
Modified files:
mp3/rtl/verilog: xfpga_top.v
mp3/rtl/verilog/mem_if: flash_top.v sram_top.v
mp3/rtl/verilog/or1200: or1200_alu.v or1200_cfgr.v or1200_cpu.v
or1200_ctrl.v or1200_dc_fsm.v
or1200_dc_top.v or1200_dmmu_top.v
or1200_du.v or1200_except.v
or1200_freeze.v or1200_genpc.v
or1200_ic_fsm.v or1200_ic_top.v
or1200_immu_top.v or1200_mem2reg.v
Log message:
Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml