[cvs-checkins] or1k/mp3/rtl/verilog/or1200 backup_dc_fsm.v ba ...

[OpenCores CVS Agent <cvs-checkins-agent@opencores.org>]

CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	lampret	02/01/03 09:16:25

Added files:
	mp3/rtl/verilog/or1200: backup_dc_fsm.v backup_dc_top.v 
	                        backup_ic_fsm.v backup_ic_top.v 
	                        backup_immu_tlb.v backup_immu_top.v 
	                        backup_wb_biu.v or1200_alu.v 
	                        or1200_amultp2_32x32.v or1200_cfgr.v 
	                        or1200_cpu.v or1200_ctrl.v 
	                        or1200_dc_fsm.v or1200_dc_ram.v 
	                        or1200_dc_tag.v or1200_dc_top.v 
	                        or1200_defines.v or1200_dmmu_tlb.v 
	                        or1200_dmmu_top.v or1200_dpram_32x32.v 
	                        or1200_du.v or1200_except.v 
	                        or1200_freeze.v or1200_genpc.v 
	                        or1200_gmultp2_32x32.v or1200_ic_fsm.v 
	                        or1200_ic_ram.v or1200_ic_tag.v 
	                        or1200_ic_top.v or1200_if.v 
	                        or1200_immu_tlb.v or1200_immu_top.v 
	                        or1200_lsu.v or1200_mem2reg.v 
	                        or1200_mult_mac.v or1200_operandmuxes.v 
	                        or1200_pic.v or1200_pm.v 
	                        or1200_reg2mem.v or1200_rf.v 
	                        or1200_spram_1024x32.v 
	                        or1200_spram_1024x8.v 
	                        or1200_spram_2048x32.v 
	                        or1200_spram_2048x8.v 
	                        or1200_spram_256x21.v 
	                        or1200_spram_512x20.v 
	                        or1200_spram_64x14.v 
	                        or1200_spram_64x22.v 
	                        or1200_spram_64x24.v or1200_sprs.v 
	                        or1200_top.v or1200_tpram_32x32.v 
	                        or1200_tt.v or1200_wb_biu.v 
	                        or1200_wbmux.v or1200_xcv_ram32x8d.v 
Removed files:
	mp3/rtl/verilog/or1200: alu.v cfgr.v cpu.v dc.v dc_fsm.v 
	                        dc_ram.v dc_tag.v defines.v dmmu.v 
	                        dtlb.v du.v except.v frz_logic.v 
	                        generic_dpram_32x32.v 
	                        generic_multp2_32x32.v 
	                        generic_spram_2048x32.v 
	                        generic_spram_2048x8.v 
	                        generic_spram_512x19.v 
	                        generic_spram_512x20.v 
	                        generic_spram_64x14.v 
	                        generic_spram_64x21.v 
	                        generic_spram_64x23.v 
	                        generic_spram_64x37.v 
	                        generic_tpram_32x32.v ic.v ic_fsm.v 
	                        ic_ram.v ic_tag.v id.v ifetch.v immu.v 
	                        itlb.v lsu.v mem2reg.v mult_mac.v 
	                        multp2_32x32.v operandmuxes.v or1200.v 
	                        pic.v pm.v reg2mem.v rf.v sprs.v tt.v 
	                        wb_biu.v wbmux.v xcv_ram32x8d.v 

Log message:
	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml