[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] mem_ctrl/rtl/verilog mc_rf.v



CVSROOT:	/home/oc/cvs
Module name:	mem_ctrl
Changes by:	rudi	01/10/04 05:19:40

Modified files:
	rtl/verilog    : mc_rf.v 

Log message:
	Fixed Register reads
	Tightened up timing for register rd/wr

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml