CVSROOT: /home/oc/cvs Module name: wb_prefetch_spram Changes by: lampret 01/09/23 07:02:15 Modified files: rtl/verilog : generic_spram.v Log message: Temporarily changed artisan memory cell name to art_hssp_8192x32 -- To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml