[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] uart16550/rtl/verilog uart_top.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] uart16550/rtl/verilog uart_top.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Sat, 25 Aug 2001 17:46:21 +0200
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	uart16550
Changes by:	gorban	01/08/25 17:46:20

Modified files:
	rtl/verilog    : uart_top.v 

Log message:
	Modified port names again

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] pci_blue_interface/function_lib crc32_lib.v
Next by Date: [cvs-checkins] irda/rtl/verilog irda_fir_rx.v irda_master_reg ...
Prev by thread: [cvs-checkins] uart16550/rtl/verilog uart_top.v
Next by thread: [cvs-checkins] pci_blue_interface/function_lib crc32_lib.v
Index(es):
- Date
- Thread