[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/rtl/verilog eth_top.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/rtl/verilog eth_top.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Wed, 15 Aug 2001 16:04:00 +0200
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	01/08/15 16:04:00

Modified files:
	rtl/verilog    : eth_top.v 

Log message:
	Signal names changed on the top level for easier pad insertion (ASIC).

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
Next by Date: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
Prev by thread: [cvs-checkins] ethernet/bench/verilog tb_eth_top.v
Next by thread: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
Index(es):
- Date
- Thread