[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/miim/rtl ClockGen.v Miim.v OutputCont ...

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/miim/rtl ClockGen.v Miim.v OutputCont ...
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Sat, 2 Jun 2001 00:28:58 +0200
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	01/06/02 00:28:57

Modified files:
	miim/rtl       : ClockGen.v Miim.v OutputControl.v ShiftReg.v 

Log message:
	This files (MIIM) are fully working. They were thoroughly tested. The testbench is not updated.

Prev by Date: [cvs-checkins] DebugInterface/Sim dbgTB.v dbgTB_defines.v do.do
Next by Date: [cvs-checkins] ethernet/. Eth_spec.pdf
Prev by thread: [cvs-checkins] ethernet/. Eth_spec.pdf
Next by thread: [cvs-checkins] DebugInterface/Sim dbgTB.v dbgTB_defines.v do.do
Index(es):
- Date
- Thread