[oc] synthesizable divider

[milacn <milacn@sina.com>]

hello, Currently I am working on a project that needs division algorithm, but i have no idea about it, how can i implement a synthesizable divider using vhdl or verilog? should i use combinational or sequential circuit? 

thanks a lot!



______________________________________

===================================================================
新浪免费电子邮箱 (http://mail.sina.com.cn)
新浪分类信息：二手市场走一走，该出手时就出手！ (http://classad.sina.com.cn/2shou/)
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml